SICP: Strategic International Research Cooperative Program / SICORP: Strategic International Collaborative Research Program


Japan Science and Technology Agency


[utility]

Search

[body]



NPIE-JST Workshop on Intelligent Electronics


Date : March 6, 2013
Venue : Lecture Hall, 1st Fl., JST Tokyo Headquarters #2
K's Gobancho Bldg. 7, Gobancho, Chiyoda-ku, Tokyo, 102-0076 Japan
Language : English
Charge : Free

(Last updated: March 11, 2013)
Time Speaker Activity/Topic
09:00-09:30 Registration
Opening Session
(MC: Dept. of Int'l Affairs, JST)
09:30-09:40 Prof. Wen-Tsuen Chen, Program Director, National Program for Intelligent Electronics (NPIE) Opening
09:40-09:50 Shin'ichi Kawarada, Senior Director, Japan Science and Technology Agency (JST)
Plenary Session
(Chair: Prof. Katsuaki Sato)
09:50-10:20 Prof. Meng-Fan Chang, Associate Executive Director, National Program for Intelligent Electronics (NPIE) Introduction of NPIE and Overview of Research in Taiwan
10:20-10:50 Prof. Takayasu Sakurai, Institute of Industrial Science, the University of Tokyo Extremely low-power design research in Japan
Topic 1. Fundamental Technologies for Dependable VLSI System
(Chair: Prof. Chung-Ho Chen)
10:50-11:15 Prof. Kuen-Jong Lee, Dept. of Electrical Engineering, National Cheng Kung University Silicon Debug Platforms for SoC Design
11:15-11:40 Prof. Seiji Kajihara, Graduate School of Computer Science and Systems Engineering, Kyushu Institute of Technology BIST-based Field Test for Dependable VLSIs
Topic 2. Technology Innovation and Integration for Information Systems with Ultra Low Power
(Chair: Prof. Takayasu Sakurai)
11:40-12:05 Prof. Jiun-In Guo, Dept. of Electronics Engineering, National Chiao Tung University Ultra Low-Power Video Recording SoC and Its Intelligent Applications
12:05-12:30 Prof. Tadahiro Kuroda, Dept. of Electronics and Electrical Engineering, Keio University Near-Field Wireless Connection for 3D-System Integration
12:30-13:30 Lunch
Topic 3. Establishment of Innovative Manufacturing Technology Based on Nanoscience
(Chair: Prof. Ya-Chin King)
13:30-13:55 Prof. In-Gann Chen, Dept. of Materials and Science and Engineering, National Cheng Kung University Metallic Nanoparticle Dispersions for Interconnect on Flexible Substrate by Ink-Jet Printing
13:55-14:20 Prof. Jun'ichi Hanna, Imaging Science and Technology Laboratory, Tokyo Institute of Technology High Performance in Organic Field Effect Transistors fabricated with Polycrystalline Thin Films of Highly Ordered Smectic Liquid Crystals
14:20-14:45 Prof. Shinji Matsui, University of Hyogo Innovative Nanoimprint Lithography
Topic 4. Materials and Processes for Innovative Next-generation Devices
(Chair: Prof. In-Gann Chen)
14:45-15:10 Prof. Ya-Chin King, Program Investigator, NPIE Bridge Program Innovative Logic Non-volatile Memories for Nano-scale CMOS Technologies
15:10-15:35 Dr. Katsuhiro Tomioka, Research Center for Integrated Quantum Electronics, Hokkaido University Steep subthreshold-slope transistors using III-V/Si heterojuntions as building-blocks for energy-efficient LSI
15:35-15:50 Coffee Break
Topic. 5 Design Technologies for 3D IC and Application Processor
(Chair: Prof. Tadahiro Kuroda)
15:50-16:15 Prof. Chung-Ho Chen, Institute of Computer and Communication, National Cheng Kung University Open CL Application Processor in 3D IC Technology
16:15-16:40 Mr. Hiroaki Ikeda, Director, Association of Super-Advanced Electronics Technologies (ASET) 3D-Integration Activities of ASET "Dream Chip Project"
Wrap-up Session
(MC: Dept. of Int'l Affairs, JST)
16:40-16:50 Prof. Ya-Chin King, Program Investigator, NPIE Bridge Program Wrap-up
16:50-17:00 Prof. Katsuaki Sato, PRESTO Research Supervisor, Japan Science and Technology Agency (JST)


Contact for Inquiries

Japan Science and Technology Agency
Dept. International Affairs
Tel:03-5214-7375 FAX:03-5214-7379
Mail:

page top


Copyright(C)2012 Japan Science and Technology Agency. All Rights Reserved.