


# **Atomic level material processing and characterization for nanoscale CMOS transistors**

---


Toshihiko Kanayama  
Nanodevice Innovation Research Center, AIST, Japan  
MIRAI project

# New Materials and Structures for Ultra-scaled MOSFET


## Structure evolution for gate control



Planar FET



Strained SOI, SGOI FET




Multi-gate FET

## Materials evolution for high drive current

|                  | Present                 |   | Future   |
|------------------|-------------------------|---|--|
| Channel          | Si                      | → | High-mobility Materials<br>(Strained Si, SiGe, Ge) |
| Gate Dielectrics | SiO <sub>2</sub> (SiON) | → | High-k Dielectrics<br>(HfSiO, HfAlO, LaAlO)        |
| Gate Electrode   | Poly-Si                 | → | Metal, Metal Silicide                              |
| Source/Drain     | Si                      | → | SiGe, SiC, MSi <sub>x</sub> , MGe <sub>x</sub>     |

Keeping I<sub>off</sub> low and enhancing I<sub>on</sub> by optimal selection of materials and structures

# Increasing Requirements for Metrology and Characterization Technology



## Major Issues

- **Technology boosters, i.e., new materials/structures and processes are rushing into semiconductor technology.**
- **Variability increases.**

To implement new technologies while minimizing variation, reliable characterization and metrology technologies are crucially needed.


# Contents

---


For the fabrication of Nano CMOS Transistors  
What do we need?

- Gate stack (Gate dielectrics and electrode)
- Channel
- Source/Drain



# Towards EOT (equivalent oxide thickness) = 0.5nm



A. Ogawa et al., INFOS (2007)



# Control of threshold voltage




# Contents



---

For the fabrication of Nano CMOS Transistors  
What do we need?



- Gate stack (Gate dielectrics and electrode)
- **Channel: Surface flatness**




# Atomically flattening of Si surfaces



AFM measurement of Sidewall roughness




Before H<sub>2</sub> anneal (after RIE)




H<sub>2</sub> annealed : 800°C, 0.1 torr, 40 s  
 (SPM + RCA+ LPH + H<sub>2</sub> anneal)

## CD-AFM with Laser interferometer






- ◆ 3D AFM scanner: parallel spring mechanism.
- ◆ Laser interferometer: DSP-based processing.







*S. Gonda et al., Characterization and Metrology for ULSI Tech., 2005*

## Sidewall and line edge roughness measured by tilt-step-in operation






# Surface hydrophilicization



# Ge-pMOSFET with $L_g=60\text{nm}$


Si passivation for Gate stack, NiGe Metal S/D



*Yamamoto et al. IEDM, 2007*



## nMOSFET

Uni-axial tensile strain on Si (110) surface




## pMOSFET

Uni-axial Compressive strain on SiGe (110) surface




T. Irisawa et al. IEDM, 2006






T. Irisawa et al., IEDM, 2005

# NBD (NanoBeam electron Diffraction)




Usuda, Materials Sci. Eng. B124-125 (2005) 143






Excitation  
 $\lambda = 364 \text{ nm}$ ,  $\phi \sim 130 \text{ nm}$



Raman scattering





Raman shift:  
 $1/\lambda_{\text{out}} - 1/\lambda_{\text{in}}$   
 = phonon vibration  
 For strain  $\epsilon$  in Si  
 $\Delta(1/\lambda) = 723 \epsilon \text{ cm}^{-1}$




Poborchii, Appl. Phys. Lett. **89** (2006) 233505

## (110) Cross Section

Polarization  
(Excitation/Detection)  
☆ (a/b)



Resolving Axial Components



Tada, SSDM 2008

$$\Delta \omega_{ab} = C_1 \sigma(100) + C_2 \sigma(110)$$

$$\Delta \omega_{ab} = C_3 \sigma(100) + C_4 \sigma(110)$$


# Contents

---

For the fabrication of Nano CMOS Transistors

## What do we need?


- Gate stack (Gate dielectrics and electrode)
- Channel: Surface flatness,  
high-mobility material, Local strain
- Source/Drain: Dopant profiling for ultra-shallow junction, metal source/drain



Donor distribution correlates with the potential fluctuation.

n: As 10 keV,  
 $5 \times 10^{13} \text{ cm}^{-2}$


p: B 10 keV  
 $1.5 \times 10^{13} \text{ cm}^{-2}$




Key process

Flattening and hydrogenation of (111) surface by  $\text{NH}_4\text{F}$  treatment followed by dopant reactivation at  $\sim 400^\circ \text{ C}$

| Substrate bias voltage: $V_s$ | Imaging of dopant atoms |                             |
|-------------------------------|-------------------------|-----------------------------|
|                               | $V_s$                   | acceptor<br>negative charge |
| $V_s > 0$                     |                         |                             |
| $V_s < 0$                     |                         |                             |




Kanayama, A-3-1




# Quantitative potential profiling by $I$ - $V$ measurements

## Potential simulation



Band Bending  $V_{BB}$






**Issues**




- Potential distortion by STM bias
- $V_s = V_{gap} + V_{BB}$   
 $\swarrow$   
*unknown*

$V_s = +1.7 \text{ V}$ ,  $I_t = 6 \text{ pA}$

$I$ - $V$  measurement  
STS  
(scanning tunneling spectroscopy)






# Metal S/D Formation using Epitaxial NiSi<sub>2</sub>





Migita, SSDM 2008

*Self-limiting behavior in NiSi<sub>2</sub> growth*



Straight edge is automatically formed.





Application to Nanowire Transistor



Silicidation: N-doped Ni and 500°C anneal



**Metal S/D**  
**Atomically flat interface**  
**Barrier height control**



# Conclusions

---

## For Nano CMOS Fabrication;

- Atomic scale processing technologies are required particularly at the interface of heterogeneous materials.
  - Full exploitation of Self-limiting or self-organizing phenomena
- Nanoscale characterizations of local properties and structures are needed.
  - e.g., Local strain in Si, Potential distributions

# Acknowledgments

---

## Colleagues in MIRAI project

T. Tada and V.V. Porochii for UV Raman measurements

L. Bolotov and M. Nishizawa for STM measurements

K. Usuda for Nano-beam diffraction

N. Hirashita, T. Numata, T. Tezuka, N. Sugiyama and S. Takagi and many other members of the MIRAI project for providing STI and strained SOI structures

## Sample preparation

N. Hattori of Renesas Technology for strained STI structures

H. Fukutome of Fujitsu Laboratory Ltd. for the  $p$ - $n$  junction samples.

This work was supported by MIRAI project, NEDO and by METI under the Innovation Research Project on Nanoelectronics Materials and Structures.