Here begins our new MIRAI

Development of a Scalable, Highly Integrated Quantum Error Correction System

Project manager

Kazutoshi Kobayashi

Professor, Department of **Electrical and Electronic** Engineering, Kyoto Institute of Technology



leader's institution **Kyoto Institute of Technology**

R&D institutions

Kyoto Institute of Technology, University of Tokyo, Kumamoto University, Osaka University, Kyoto University, University of Shiga Prefecture, RIKEN, High Energy Accelerator Research Organization, Meiji University, Toyama Prefectural University, QuEL Corporation, Socionext Inc.



Summary of the project

To realize an error-tolerant general-purpose quantum computer, this project addresses the technical issues of algorithms and scalable backends by using classical hardware for error correction, scalable input/output quantum-to-classical frontends, implementation, and cryogenic operation for high bandwidth and low power quantum-to-classical input/output. We will address the technology challenges of optical integrated circuits. This will enable error correction systems for general-purpose quantum computers that can be used universally by 2050 through error correction.

Development of a prototype quantum error correction 2025 · Error correction on the backend alone

- · Smaller & more power efficient front end
- · Operation check of a stand-alone optical-Cryo interface
- Operation check of stand-alone circuit for Cryo Qubit control

Scalable and practical quantum error correction process feasibility

- · Coordinated operation of backend and frontend
- Establishing backend scalability
- · Completion of optical-Cryo CMOS interface
- · Completion of Cryo Qubit-controlled SoC

Development of a Scalable, 2050 **Highly Integrated Quantum Error Correction System**

Milestone by year 2030

2030

We will demonstrate the feasibility of scalable and practical quantum error correction processing.

Milestone by year 2025

We will develop a prototype of a quantum error correction system and integrate the qubit control part to make it smaller.

R&D theme structure of the project Scalable Network Item 1 Backend to correct FPGA and SoCs for errors scalability for FTQC Item 2.5 Small and low power RT Frontend qubit by SoC controller Item 4 Crvo CMOS To reduce # of wires (70K) Item 3 **Optical and Cryo** 3-4K CMOS IC 0.8K Developing above the Qubit 10mK **Oubit is from RIKEN Superconducting Qubits** R&D item Performer Backend for error correction Scalable backend system for error correction Sano (Riken) Kadomoto (U Tokyo) ASIC implementation of QEC cores Dependable error correction backend Osana (Kumamoto U) 2 Adovanced Qubit Control Frontend 1 Advanced Qubit Control Frontend Miyoshi (Quel) Scalable Classical-Quantum Interface by Photonic/Cryo-CMOS Integrated Circuits Shiomi (Osaka U) Exploring photonic integrated circuits operating in the extremely low-temperature environment Shintani (KIT) Construction of Crvo-CMOS PDK Sato (Kyoto U) Cryo-CMOS integrated circuit design infrastructure Cryo CMOS ASICs for Frontend/backend Digital circuit implementation and reliability enhancement Kobayashi (KIT) techniques RF frontend circuit Tsuchiva (U Siga Pref.)

High-speed DAC for frontend

High-speed ADC for frontend

RTL design of digital circuits for frontend

Frontend Analog RF LSI at Room Temperature

Layout design of digital circuits for frontend

Frontend Analog RF LSI at Room Temperature



Takai (KIT)

Miyahara (KEK)

Imagawa (Meiji U)

Igarashi (Socionext)

Kishida (Tovama Pref. U)