

# Development of a Scalable, Highly Integrated Quantum Error Correction System

## Project manager

**Kazutoshi Kobayashi**

Professor, Department of Electrical and Electronic Engineering, Kyoto Institute of Technology



## leader's institution

Kyoto Institute of Technology


## R&D institutions

Kyoto Institute of Technology, University of Tokyo, Kumamoto University, Osaka University, Kyoto University, University of Shiga Prefecture, RIKEN, High Energy Accelerator Research Organization, Meiji University, Toyama Prefectural University, QuEL Corporation, Socionext Inc.



## Summary of the project

To realize an error-tolerant general-purpose quantum computer, this project addresses the technical issues of algorithms and scalable backends by using classical hardware for error correction, scalable quantum-to-classical input/output frontends, their chip implementation, and cryogenic operation for high bandwidth and low power quantum-to-classical input/output. We will address the technology challenges of optical integrated circuits. This will enable error correction systems for general-purpose quantum computers that can be used universally by 2050 through error correction.




## Milestone by year 2030

We will demonstrate the feasibility of scalable and practical quantum error correction processing.

## Milestone by year 2025

We will develop a prototype of a quantum error correction system and integrate the qubit control part to make it smaller.

## R&D theme structure of the project



R&D item		Performer
<b>1 Backend for error correction</b>		
1	Scalable backend system for error correction	Sano (Riken)
2	ASIC implementation of QEC cores	Kadomoto (U Tokyo)
3	Dependable error correction backend	Osana (Kumamoto U)
<b>2 Advanced Qubit Control Frontend</b>		
1	Advanced Qubit Control Frontend	Miyoshi (Quel)
<b>3 Scalable Classical-Quantum Interface by Photonic/Cryo-CMOS Integrated Circuits</b>		
1	Exploring photonic integrated circuits operating in the extremely low-temperature environment	Shiomi (Osaka U)
2	Construction of Cryo-CMOS PDK	Shintani (KIT)
3	Cryo-CMOS integrated circuit design infrastructure	Sato (Kyoto U)
<b>4 Cryo CMOS ASICs for Frontend/backend</b>		
1	Digital circuit implementation and reliability enhancement techniques	Kobayashi (KIT)
2	RF frontend circuit	Tsuchiya (U Siga Pref.)
3	High-speed DAC for frontend	Takai (KIT)
4	High-speed ADC for frontend	Miyahara (KEK)
5	RTL design of digital circuits for frontend	Imagawa (Meiji U)
6	Layout design of digital circuits for frontend	Kishida (Toyama Pref. U)
<b>5 Frontend Analog RF LSI at Room Temperature</b>		
1	Frontend Analog RF LSI at Room Temperature	Igarashi (Socionext)