

Development of a Scalable, Highly Integrated Quantum Error Correction System

Project manager

(selected in 2022)

KOBAYASHI Kazutoshi

Professor, Department of Electrical and Electronic Engineering, Kyoto Institute of Technology



Leader's institution Kyoto Institute of Technology


R&D institutions

Osaka University, Kyoto University, Kyoto Institute of Technology, QuEL Corporation, Kumamoto University, High Energy Accelerator Research Organization, University of Shiga Prefecture, Socionext Inc. University of Tokyo, Toyama Prefectural University, Meiji University, RIKEN



Summary of the project

To realize an error-tolerant general-purpose quantum computer, this project addresses the technical issues of algorithms and scalable backends by using classical hardware for error correction, scalable quantum-to-classical input/output frontends, their chip implementation, and cryogenic operation for high bandwidth and low power quantum-to-classical input/output. We will address the technology challenges of optical integrated circuits. This will enable error correction systems for general-purpose quantum computers that can be used universally by 2050 through error correction.



We will develop a prototype of a quantum error correction system and integrate the qubit control part to make it smaller.

