

# Ultralow power TFT fabricated by use of nitric acid oxidation method

Hikaru Kobayashi

Institute of Scientific and Industrial Research, Osaka University, and CREST, Japan Science and Technology Agency

8-1 Mihogaoka, Ibaraki,

Osaka 567-0047, Japan

**Abstract**—We have developed a fabrication method of a gate oxide layer in TFTs by use of the nitric acid oxidation of Si (NAOS) method. Immersion of Si in nitric acid aqueous solutions forms an ultrathin (i.e., ~1.8 nm) SiO<sub>2</sub> layer with the low leakage current, and thus, the thickness of a gate oxide layer deposited by use of the CVD method can be decreased to ~20 nm. The TFTs with the ultrathin NAOS SiO<sub>2</sub>/20 nm CVD SiO<sub>2</sub> stacked gate oxide structure can be operated at 1.5 V, indicating that the consumed power is decreased to 1/64 of that of conventional TFTs driven at 12 V.

**Keywords**—ultralow power, TFT, thin gate oxide, NAOS

## I. INTRODUCTION

Thin film transistors (TFTs) are fabricated on glass substrates, which makes high temperature processes such as thermal oxidation of Si unavailable. Therefore, a gate dielectric layer in TFTs is usually formed by deposition methods such as chemical vapor deposition (CVD). However, interfacial characteristics of a deposited layer are poor, e.g., high interface state density [1,2], because of contaminants present on the surface before deposition and incomplete interfacial chemical bond formation. Bulk properties of the deposited layer are also poor due to inclusion of undesirable species such as water, hydrocarbon, etc, and porous structure [3,4]. Consequently, a thick gate oxide layer in the range between 50 and 100 nm is required to achieve a sufficiently low gate leakage current. However, the thick gate oxide layer increases the driving voltage of TFTs, resulting in high power consumption. The thick gate oxide layer also makes miniaturization of TFTs difficult.

We have developed a low temperature formation method of SiO<sub>2</sub>/Si structure by use of nitric acid (HNO<sub>3</sub>) aqueous solutions, i.e., the nitric acid oxidation of Si (NAOS) method [5-7]. Immersion of Si in HNO<sub>3</sub> aqueous solutions with concentration higher than 68 wt% at temperatures lower than 120 °C can form an ultrathin (i.e., 1.2~1.8 nm) SiO<sub>2</sub> layer with the leakage current density lower than that of a thermally grown SiO<sub>2</sub> layer with the same thickness. In the present study, the NAOS method has been used to fabricate gate oxide in TFTs. Due to the excellent characteristics of the NAOS SiO<sub>2</sub> layer, the thickness of the CVD SiO<sub>2</sub> layer can be decreased to ~20 nm, resulting in a decrease in the TFT driving voltage to 1.5 V.

## II. EXPERIMENTS

A ~100 nm silicon nitride layer was deposited on glass substrates in order to prevent diffusion of contaminating species from glass. ~50 nm thick amorphous Si layer was deposited by use of plasma-enhanced CVD method, followed by laser annealing to crystallize. Then, the specimens were immersed in 68 wt% HNO<sub>3</sub> aqueous solutions at room temperature to form a NAOS SiO<sub>2</sub> layer. On the NAOS SiO<sub>2</sub> layer, ~20 nm thick SiO<sub>2</sub> layer was deposited by use of the plasma-enhanced CVD method, resulting in the ultrathin NAOS SiO<sub>2</sub>/~20 nm CVD SiO<sub>2</sub> stacked gate oxide structure. Source and drain regions were defined by implantation of phosphorus ions, and gate electrodes were produced by deposition of a tungsten layer.

## III. RESULTS AND DISCUSSION

Figure 1 shows the current-voltage curves for the NAOS SiO<sub>2</sub>/Si(100) structure. The thickness of the SiO<sub>2</sub> layer estimated from the area intensity ratio between the SiO<sub>2</sub> Si 2p peak and the substrate Si 2p peak in the X-ray photoelectron spectra (cf. inset) was 1.8 nm. The leakage current density of the NAOS SiO<sub>2</sub> layer formed at room temperature was nearly the same as that of the thermal oxide layer grown at ~900°C [8].




Fig. 1 Current-voltage curves for the <Al/1.8 nm NAOS SiO<sub>2</sub>/Si(100)> structure with the NAOS SiO<sub>2</sub> formed at room temperature.

Figure 2 shows the drain current vs. source-drain voltage ( $I_d$ - $V_{s-d}$ ) characteristics of the TFTs with the ultrathin NAOS SiO<sub>2</sub>/~20 nm CVD SiO<sub>2</sub> stacked gate oxide structure. It should be noted that the sub-micrometer (i.e., 0.9 μm) TFTs have been achieved because of the thin gate oxide thickness of ~20 nm. The  $I_d$ - $V_{s-d}$  curves possess ideal feature with saturation. The drain currents for both the P-ch and N-ch TFTs are sufficiently high even at the driving voltage of 1.5 V, demonstrating that the TFTs work at 1.5 V. Because consumed power is proportional to the square of the driving voltage [9], the power consumption of the fabricated TFTs is 1/64 of that of conventional TFTs driven at 12 V. The threshold voltage of the P-ch and N-ch TFTs are -0.5 and 0.5 V, respectively. These low threshold voltages enable the 1.5 V TFT operation.

Figure 3 shows the drain current vs. the gate voltage curves for the TFTs with the ultrathin NAOS SiO<sub>2</sub>/~20 nm CVD SiO<sub>2</sub> stacked gate oxide structure. The on-current is approximately 10<sup>-5</sup> A while the off-current is 10<sup>-14</sup>, leading to the high on/off ratio of 10<sup>9</sup>. Such a high on/off ratio is attributable to the low off-current which is in turn due to the low leakage current characteristic of the NAOS SiO<sub>2</sub> layer, i.e., the NAOS SiO<sub>2</sub> layer effectively blocks the leakage current. In the sub-threshold region, the current increases rapidly with the gate voltage, and the sub-threshold swing (S) values for both the P-ch and N-ch TFTs are estimated to be ~80 mV/dec., i.e., close to the theoretical limit of 60 mV [10]. The low S-value demonstrates excellent interfacial properties of the NAOS SiO<sub>2</sub> layer with a low interface state density.

The channel mobility of the P-ch and N-ch TFTs are ~100 and ~200 cm<sup>2</sup>/Vs, respectively, nearly independent on the channel length. This result indicates that the gate oxide layer does not degrade the channel mobility, and it is determined only by the poly-Si film. The high channel mobility also demonstrates the excellent characteristics of the NAOS SiO<sub>2</sub> layer.




Fig. 2 Drain current vs. source-drain voltage curves for the P-ch and N-ch TFTs with the ultrathin NAOS SiO<sub>2</sub>/~20 nm CVD SiO<sub>2</sub> stacked gate oxide structure.




Fig. 3 Drain current vs. gate voltage curves for the P-ch (a) and N-ch (b) TFTs with the ultrathin NAOS SiO<sub>2</sub>/~20 nm CVD SiO<sub>2</sub> stacked gate oxide structure.

#### REFERENCES

- [1] O. Maida, H. Yamamoto, N. Okada, T. Nanashima, and M. Okuyama, *Appl. Surf. Sci.*, vol. 130-132, pp. 214, 1998.
- [2] D. G. Park and T.-K. Kim, *Thin Solid Films*, vol. 483, pp. 232, 2005.
- [3] L. Zajičková, V. Buršíková, Z. Kučerová, J. Franclová, P. Stahel, V. Peřina, A. Macková, *J. Phys. Chem. Solids*, vol. 68, pp. 1255, 2007.
- [4] D. Rieger, F. Bachmann, *Appl. Surf. Sci.*, vol. 54, pp. 99, 1992.
- [5] H. Kobayashi, Asuha, O. Maida, M. Takahshi, and H. Iwasa, *J. Appl. Phys.*, vol. 94, pp. 7328-7335, 2003.
- [6] W.-B. Kim, T. Matsumoto, and H. Kobayashi, *J. Appl. Phys.*, vol. 105, 103709-1-6, 2009.
- [7] H. Kobayashi, K. Imamura, W.-B. Kim, S.-S. Imu, and Asuha, *Appl. Surf. Sci.*, vol. 256, pp. 5744-5756, 2010.
- [8] Y. Kubota, T. Matsumoto, S. Imai, M. Yamada, H. Tsuji, K. Taniguchi, S. Terakawa, and H. Kobayashi, *IEEE Trans Electron. Devices*, vol. 58, pp. 1134, 2011.
- [9] G. Palumbo and M. Pennisi, *Integration, VLSI J.*, vol. 41, pp. 439, 2008.
- [10] S. M. Sze, *Physics of Semiconductor Devices*, New York, Wiley, 1981.