

# **On the control of GeO<sub>2</sub>/Ge and metal/Ge interfaces toward metal source/drain Ge CMOS**




**Akira Toriumi**

**Department of Materials Engineering  
The University of Tokyo  
Tokyo, Japan**

***[toriumi@material.t.u-tokyo.ac.jp](mailto:toriumi@material.t.u-tokyo.ac.jp)***

# *New things are not always healthy.*



What is a promising candidate for non-Si Materials?  
We have to take account of not only channel but also contact.

# *What is the Problem in Si ?*




*Si Microelectronics Research will end in 2015.*

*Si microelectronics is  
in the metabolic syndrome*

***Requirements for something new  
in the next step***

***Material should be simple.  
Operation principle should be simple.  
Process should be simple.***

# Outline



## 1. Background and Objective

Why Ge now ?

## 2. Ge MIS

GeO desorption

Ge/GeO<sub>2</sub> MIS Capacitors

## 3. Ge Schottky

Fermi-level Pinning

Ohmic contact to n-Ge




## 4. Ge-CMOS

p-MOSFET

n-MOSFET

## 5. Conclusions

# Electron Devices in the Next Step



# Outline

## 1. Background and Objective

Why Ge now ?



## 2. Ge MIS

GeO desorption

Ge/GeO<sub>2</sub> MIS Capacitors

## 3. Ge Schottky

Fermi-level Pinning

Ohmic contact to n-Ge

## 4. Ge-CMOS


p-MOSFET

n-MOSFET

## 5. Conclusions

# Demand for High Quality GeO<sub>2</sub>/Ge Interface

High-k/Si




SiO<sub>2</sub> interface layer is inevitable for good device characteristics.

High-k/Ge

An appropriate High-k ?



GeO<sub>2</sub>/Ge is thermodynamically unstable.

“high-quality” GeO<sub>2</sub>/Ge ?



K. Kita et al., APL 85 (2004)


# C-V Characteristics of $\text{GeO}_2/\text{SiO}_2/\text{Si}$ MIS



H. Nomura et al., IWDTF 2007

# C-V Characteristics of GeO<sub>2</sub> MIS Capacitors


10nm-thick sputtered GeO<sub>2</sub> after N<sub>2</sub> annealing at 600°C



K. Kita et al., ECS Trans. 3 (2007)



# Evidence of GeO Volatilization from GeO<sub>2</sub>/Ge

## Thermal desorption spectroscopy (TDS)



S. Suzuki et al., SSDM 2007


# Suppression of GeO Desorption by Si Capping



Si capping layer can suppress GeO volatilization.

# Dramatic Improvement of $\text{GeO}_2/\text{Ge}$ MIS Characteristics with Capping Layer

(~25nm-thick  $\text{GeO}_2$ , after  $\text{N}_2$  600°C anneal)



S. Suzuki et al., SSDM 2007

# Outline

## 1. Background and Objective

Why Ge now ?

## 2. Ge MIS

GeO desorption

Ge/GeO<sub>2</sub> MIS Capacitors



## 3. Ge Schottky

Fermi-level Pinning

Ohmic contact to n-Ge


## 4. Ge-CMOS

p-MOSFET

n-MOSFET

## 5. Conclusions

# Strong Fermi-level Pinning at Metal/Ge



# Interface Modulation Effects

## 1. Forming gas annealing


Metal: Al  
(annealing temp. 200~500°C)

## 2. Germanide reaction


Metal: Er, Ni  
(annealing temp. 200~500°C)

## 3. Substrate orientation

Metal: Ni  
(Orientation:(100), (110), (111))




# XTEM of NiGe/Ge(100) Interface




**Still Strong Fermi level Pinning even after Reaction**

# Unpinned Ge MIS Capacitor



◆ *Metal dependent  $V_{FB}$*




No Fermi Level Pinning thanks to Insulator Insertion

# Possible Origin of Fermi-level Pinning

## Metal-induced Gap States (MIGS) Formation

- ◆ Metal wave function penetration
- ◆ Ge intrinsic properties

	<i>CNL (This work)</i>	<i>Branch Point</i>
Ge	<b>4.58 eV</b>	<b>4.48*</b> <b>4.63**</b>
	$S_{exp}$	$S_{calc}$
Ge	<b>0.02</b>	<b>0.04***</b>





\*J. Tersoff; *PRL* **32** (1984) 465.

\*\*M. Cardona and N. Christensen; *PRB* **35** (1987) 6182.

\*\*\*W. Monch; *JVST. B* **17** (1999) 1867.

T. Nishimura et al., *APL* (2007)

# I-V Characteristics @Al/Ge



T. Nishimura et al., submitted.

# Outline

## 1. Background and Objective

Why Ge now ?

## 2. Ge MIS

GeO desorption

Ge/GeO<sub>2</sub> MIS Capacitors

## 3. Ge Schottky

Fermi-level Pinning

Ohmic contact to n-Ge



## 4. Ge-CMOS



p-MOSFET

n-MOSFET

## 5. Conclusions

# Metal source/drain p-ch Ge MOSFET


*Metal source/drain p-ch Ge(100) MOSFET*



No Impurity Doping !



T. Takahashi et al., iedm2007

# Inversion Hole mobility of Ge MOSFET




[1] P. Zimmerman et al., IEDM 2006, 655, [2] W. Zhu et al., IEEE Trans. on Electron Devices 51, 98 (2004)

# Metal Source/Drain Ge n-FETs



Schottky-Ohmic conversion  
with ultra-thin  $\text{GeO}_x$



No Impurity Doping !

T. Takahashi et al., iedm2007

# Outline

## 1. Background and Objective

Why Ge now ?

## 2. Ge MIS

GeO desorption

Ge/GeO<sub>2</sub> MIS Capacitors

## 3. Ge Schottky

Fermi-level Pinning

Ohmic contact to n-Ge

## 4. Ge-CMOS

p-MOSFET

n-MOSFET



## 5. Conclusions

# Conclusions

---

- Origin of deterioration in  $\text{GeO}_2/\text{Ge}$  MIS is due to GeO desorption.
- $\text{GeO}_2/\text{Ge}$  MIS can be dramatically improved by suppressing GeO volatilization with NiSi cap layer.
- Origin of FLP at Metal/Ge is attributable to metal-induced gap states (MIGS).
- Ultra-thin dielectric film insertion into metal/Ge can shift MIGS-related CNL.
- Metal source/drain Ge CMOS is coming soon.