



*2012.6.8 Dependable LSI Meeting*

# **The Design and Evaluation Methodology of Dependable VLSI for Tamper Resistance**

**~ Panel Discussion ~**

**Verification & Test on LSI design**

Takeshi Fujino @ Ritsumeikan Univ.



Yohei Hori @ AIST

Masaya Yoshikawa @ Meijo University


Daisuke Suzuki @ Mitsubishi Electric

# LSI and Security Functions

- The **DEPENDABILITY** of the system strongly dependent upon the **SECURITY**
  - Security functions are implemented in **LSI** in most cases.




LSI implementing Security function



# Security Functions and Cryptography

## ■ Cryptography for Realizing Security Functions (exam.)


- ① **Authentication**: Read/write permissions to HDD are granted to proper users
- ② **Encryption**: HDD are encrypted in case of loss or theft



The employed cryptography is designed so that it does **not leak any information** of authentication or encryption keys even if communication data is eavesdropped







# The Information Leakage from Crypto module

- Mathematical Cryptanalysis to regular Input/Output is examined by **Cryptographer**
- Cryptanalysis utilizing Physical Information : responsible to **LSI Designer**
  - Ex. Side Channel Attack / Fault Attack




# Example of Cryptographic module in the CREST

- Tamper Resistant Cryptographic Module have been developed
  - Standard Cryptographic ASIC provided with SASEBO-R board
  - DES Cryptographic Module using **Domino RSL gate**
  - AES Cryptographic Module using **Dual-Rail RSL Memory**



# The verification method of SCA resistance

## Conventional LSI Design Flow & Power Simulation



More than **1,000,000** power consumption waveforms are required for SCA verification.  
=> Several thousand years? are required.

*The speed and accuracy of power simulation method*

Tool	SPICE	Prime Time PX	FPGA
Speed	Low	Middle	High
Accuracy	High	Middle <sup>*1</sup>	N/A <sup>*2</sup>

**\*1** Dedicated logic gate/circuit (RSL, D.R. Memory etc.) for DPA countermeasure is difficult to be applied to Prime Time .


**\*2** The power consumption characteristic of FPGA is different from that of ASIC.

There is **no good SCA verification method** which improves a trade-off between speed and accuracy.

# The Test of Cryptographic Module



## ■ Normal Function Test

- Verify the expected output is returned for Input Test Fixture
- Standard Logic Tester is used



## ■ Security Function Test

- Confirm the secret information is not revealed to any Side Channels ( Output Timing, Power, Electromagnetic Field ) under any Operating Conditions ( Fault Attack, Invasive Attack )
- Special Equipment must be prepared



SASEBO board






# Development of SCA Environment

## 【DPA Environments】


- Documents including “Quick Start Guide” for DPA using SASEBO
- Automatic data analyzer
  - Can be used without special skills or knowledge of SCA
  - Realize fair verification among various certification institutes in the world



DPA environment




Quick Start Guide and various documents



Automatic Data Analyzer

## 【DEMA Environments】

- Compact automatic EM scanner for effortless EMA
  - Range of movement: 50mm (3 axes)
  - Positional accuracy: less than 100  $\mu$ m
- High performance EM probe
  - 10-turn  $\phi$  1.6mm coil
  - Frequency characteristic: 1 GHz
  - Spatial resolution: 0.45 mm



Compact automatic EM scanner



High resolution & low noise EM probe