# Dependable Memory Techniques for Highly Reliable VLSI System

JST/CREST/DVLSI Meeting, June 9, 2012

Masahiko Yoshimoto, Kobe Univ. Hiroshi Kawaguchi, Kobe Univ. Makoto Nagata, Kobe Univ. <u>Koji Nii, Renesas Electronics</u> Shigeru Oho, Nippon Institute of Technology Yasuo Sugure, Hitachi, Ltd.

# **Dependability degradation factor**



QoB: Quality of Bit FGVC: Fine-Grain Voltage Control

#### SRAM operating voltage trend



#### Dependability evaluation with operation fault and soft error



soft error tolerant technique is necessary. 4

#### Associatively-Reconfigurable Cache with QoB SRAM



## Fine Grain Voltage Control (FGVC) SRAM



**Read assist circuit** 





#### TEG chip and 128-Kb SRAM layout



## Autonomic dependable memory chip

#### Confirmation of SRAM margin improvement scheme and failure detect technique.

- QoB-SRAM and FGVC-SRAM are implemented.
- Autonomic control logic applying BIST and power supply noise monitor are combined with QoB and FGVC SRAM.



Block diagram

#### Chip layout



(40nm process, 5mm x 5mm) **7** 

## **MCU tolerant 6T SRAM cell layout**



#### **Power supply noise tolerance**



### **Reliability improvement evaluation**



# **Functional safety**



# **Proposed Fault-Injection System (FIS)**



# **Proposed Fault-Injection System (FIS)**



# Fault Case Generator (FCG)



FCG can generates <u>time-series SRAM failure data patterns</u> correspond to <u>arbitrary waveforms for the power supply</u> <u>noise and operating temperature</u>, and <u>device parameters</u>

## **System-Level Evaluation Result**



#### ECU w/ 7T/14T SRAM improves the minimum op. voltage by 0.05–0.15 V

# Summary

Question: What is the definition of "dependability"?

Answer:

Reliability (FIT) against ... variation (mismatch), aging (NBIT,HC) and RTN, supply noise, soft error

- → Reducing SRAM Vmin by autonomic controlled QoB and FGVC
- $\rightarrow$  Power noise monitor and filter
- $\rightarrow$  SER tolerant design (bitcell and system)